
vE EJecioa
Аей

| rev | Mnemonic | Definition | Alternate Description |
| :---: | :---: | :---: | :---: |
|  | ADC | Add with Carry | ${ }^{\text {ADD }}$ numbers and Carry bit |
|  | ADD |  | ADD numbers |
|  | AND | Logical AND | AND together numbers |
|  | ASR | Arithmetic Shift Right | Signed Right Shift (>>) |
| v5 | B | Branch | Jump to an address |
|  | BIC | Bit Clear | AND's the compliment of a number |
|  | BKPT | Breakpoint | Software Breakpoint |
|  | BL | Branch with Link | Jump to an address, and set LR to return address |
| v5 | bLX | Branch with Link and Exchange | Jump to an address, set LR to return address, switch operating modes |
|  |  |  |  |
|  | CMN | Compare Negative | Compare numbers by addition |
|  | CMP | Compare | Compare numbers by subtraction |
|  | EOR | Logical Exclusive OR (XOR) | Exclusive OR together numbers |
|  | LDMIA | Load Multiple, Increment After | Load Multiple registers at once |
|  | LDR | Load Register (word) | Load an unsigned 32bit number into a register |
|  | LDRB | Load Register (byte) | Load an unsigned 8bit number into a register |
|  | LDRH | Load Register (halfword) | Load an unsigned 16bit number into a register |
|  | LDRSB | Load Register (byte) | Load a signed 8 bit number into a register |
|  | LDRSH | Load Register (halfword) | Load a signed 16bit number into a register |
|  | LSL | Logical Shit Left | Unsigned Left Shift (<<) |
|  | LSR | Logical Shift Right | Unsigned Right Shift (>>) |
|  | mov | Move | Move a number |
|  | MUL | Multiply | Multiply numbers |
|  | mvN | Move Not | Compliment a number |
|  | NEG | Negate | Negate a number |
|  | ORR | Logical OR | OR together numbers |
|  | POP | Pop multiple registers | Takes numbers off the stack |
|  | PUSH | Push multiple registers | Puts numbers on to the stack |
|  | ROR | Rotate Right Register | Shifts right (>>), and numbers shifted off are appended to top |
|  | SBC | Subtract with Carry | Subtract numbers and ADD Carry bit |
|  | STMIA | Store Multiple, Increment After | Store Multiple registers at once |
|  | STR | Store Register (word) | Store a 32 bbit number into an address |
|  | STRB | Store Register (byte) | Store an 8 bit number into an address |
|  | STRH | Store Register (halfword) | Store a 16 bit number into an address |
|  | sub | Subtract | Subtract numbers |
|  | swi | Software Interrupt | Execute code/"bios" calls |
|  | TST | Test | Checks if one of more bits are set |
|  | Unused | Unused Opcode | Future revisions of the Architecture will not use this space |


| Opcode | Work | Notes | Z | C | N |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Rd, Rm | $\mathrm{Rd}=\mathrm{Rd}+\mathrm{Rm}+\mathrm{C}$ | - | $\times$ | $\times$ | $\times$ | $\times$ |
| ADD Rd, \# | $\mathrm{Rd}=\mathrm{Rd}+$ \# | - | $x$ | $\times$ | $\times$ | x |
| ADD Rd, PC, \#OFF | $\mathrm{Rd}=\mathrm{Rd}+(\mathrm{PC}+(\#$ OFF $\ll 2)$ ) | - |  |  |  |  |
| ADD Rd, Rm | $\mathrm{Rd}=\mathrm{Rd}+\mathrm{Rm}$ | Rd or Rm must be a *high register* |  |  |  |  |
| ADD Rd, Rn, \# | $\mathrm{Rd}=\mathrm{Rn}+$ \# | - | $\times$ | $x$ | $\times$ | $x$ |
| ADD Rd, Rn, Rm | $\mathrm{Rd}=\mathrm{Rm}+\mathrm{Rn}$ | - | $\times$ | x | x | x |
| ADD Rd, SP, \#OFF | $\mathrm{Rd}=$ SP + (\#OFF $\ll 2$ ) | - |  |  |  |  |
| AND Rd, Rm | $\mathrm{Rd}=\mathrm{Rd}$ \& Rm | - | $x$ | $\times$ | $\times$ | $x$ |
| ASR Rd, Rm, \# | $\mathrm{Rd}=\mathrm{Rm}$ >> \# | signed | $\times$ | $\times$ | x |  |
| ASR Rd, Rs | $\mathrm{Rd}=\mathrm{Rm} \gg \mathrm{Rs}$ | signed | $\times \times$ | $\times$ | $\times$ |  |
| B <Target Addr> | PC = PC + (\#OFF $\ll 1$ ) | - |  |  |  |  |
| B <cond>\} <Target Addr> | PC = PC + (\#OFF $\ll 1$ ) | If <cond> is true |  |  |  |  |
| BIC Rm, Rd | Rd = Rd \& ! Rm ) | - | $x$ | x | $\times$ |  |
| BKPT \# | CALL Breakpoint with \# | v5 only. v4 it does nothing |  |  |  |  |
| BL <Target Addr> | See Branching Description | - |  |  |  |  |
| BLX <Target Addr> | See Branching Description | - |  |  |  |  |
| BLX Rm | $\begin{aligned} & \mathrm{LR}=(\mathrm{PC}+2) \mid 1 ; \mathrm{PC}=\mathrm{Rm}(31 . .1] \ll 1 ; \\ & \mathrm{T}=\operatorname{Rm}(0) \end{aligned}$ | - |  |  |  |  |
| BX Rm | $\mathrm{PC}=\operatorname{Rm}[31 . .1] \ll 1 ; \mathrm{T}=\operatorname{Rm}[0]$ | - |  |  |  |  |
| CMN Rm, Rn | <flags> $=$ Rm + Rn | - | $x$ | $\times$ | $\times$ | $x$ |
| CMP Rm, Rn | <flags> $=$ Rm - Rn | - - | $\times$ | $\times$ | $\times$ | x |
| CMP Rm, Rn | <flags> $=$ Rm - Rn | Rmor Rn must be a *high register* | $x$ x | $x$ | $x$ | x |
| CMP Rn, \# | <flags> $=$ Rm - \# | - | x $\times$ | $\times$ | $\times$ | $\times$ |
| EOR Rd, Rm | $\mathrm{Rd}=\mathrm{Rd}^{\wedge} \mathrm{Rm}$ | - | $\times \times$ | $\times$ | $\times$ |  |
| LDMIA Rn!, \{<reg list>\} | for each in <reg list> = [Rn+=4] | - |  |  |  |  |
| LDR Rd, [PC, \#OFF] | $\mathrm{Rd}=[\mathrm{PC}+(\# \mathrm{OFF} \ll 2)]$ | Word |  |  |  |  |
| LDR Rd, [Rn, \#OFF] | $\mathrm{Rd}=[\mathrm{Rn}+(\# \mathrm{OFF} \ll 2)]$ | Word |  |  |  |  |
| LDR Rd, [Rn, Rm] | $\mathrm{Rd}=[\mathrm{Rn}+\mathrm{Rm}]$ | Word |  |  |  |  |
| LDR Rd, [SP, \#OFF] | $\mathrm{Rd}=[\mathrm{SP}+(\#$ OFF $\ll 2)]$ | Word |  |  |  |  |
| LDRB Rd, [Rn, \#OFF] | $\mathrm{Rd}=[\mathrm{Rn}+(\# \mathrm{OFF} \ll 2$ ) $]$ | Unsigned Byte |  |  |  |  |
| LDRB Rd, [Rn, Rm] | $\mathrm{Rd}=[\mathrm{Rn}+\mathrm{Rm}]$ | Unsigned Byte |  |  |  |  |
| LDRH Rd, [Rn, \#OFF] | $\mathrm{Rd}=[\mathrm{Rn}+(\# \mathrm{OFF} \lll 2)]$ | Unsigned Halfw ord |  |  |  |  |
| LDRH Rd, [Rn, Rm] | $\mathrm{Rd}=[\mathrm{Rn}+\mathrm{Rm}]$ | Unsigned Halfw ord |  |  |  |  |
| LDRSB Rd, [Rn, Rm] | $\mathrm{Rd}=[\mathrm{Rn}+\mathrm{Rm}]$ | Signed Byte |  |  |  |  |
| LDRSH Rd, [Rn, Rm] | $\mathrm{Rd}=[\mathrm{Rn}+\mathrm{Rm}]$ | Signed Halfw ord |  |  |  |  |
| LSL Rd, Rm, \# | $\mathrm{Rd}=\mathrm{Rm} \ll \#$ | Unsigned/Signed | $\times$ | $x$ | $\times$ |  |
| LSL Rd, Rs | $\mathrm{Rd}=\mathrm{Rm} \ll \mathrm{Rs}$ | Unsigned/Signed | $\times$ | $\times$ | $\times$ |  |
| LSR Rd, Rm, \# | $\mathrm{Rd}=\mathrm{Rm} \gg$ \# | Unsigned | $\times$ | $\times$ | $\times$ |  |
| LSR Rd, Rs | $\mathrm{Rd}=\mathrm{Rm} \gg \mathrm{Rs}$ | Unsigned | $\times \times$ | $x$ | $\times$ |  |
| mov Rd, \# | $\mathrm{Rd}=$ \# | - | $\times$ |  | x |  |
| mov Rd, Rm | $\mathrm{Rd}=\mathrm{Rm}$ | Rd or Rm must be a *high register* |  |  |  |  |
| MUL Rd, Rm | $\mathrm{Rd}=\mathrm{Rd}$ * Rm | - | $x$ | $x$ | $\times$ |  |
| MVN Rd, Rm | $\mathrm{Rd}=!(\mathrm{Rm})$ | - | x |  | $\times$ |  |
| NEG Rd, Rm | $\mathrm{Rd}=-(\mathrm{Rm})$ | - | $\times$ | $\times$ | $\times$ | $\times$ |
| ORR Rd, Rm | $\mathrm{Rd}=\mathrm{Rd} \mid \mathrm{Rm}$ | - | $\times \times$ | $\times$ | $\times$ |  |
| POP $\{<$ reg list>, <PC> $\}$ | get <reg list> and/or <PC> from stack | - |  |  |  |  |
| PUSH \{<reg list>, <LR>\} | put <eg list> and/or <LR> on stack | - |  |  |  |  |
| ROR Rd, Rs | $\mathrm{Rd}=\mathrm{Rd} \gg \mathrm{Rs}$ | - | $x$ | $x$ | $\times$ |  |
| SBC Rd, Rm | $\mathrm{Rd}=(\mathrm{Rd}-\mathrm{Rm})+\mathrm{C}$ | - | $\times \times$ | $\times$ | $\times$ | $\times$ |
| STMIA Rn!, \{<reg list>\} | [Rn+=4] = for each in <reg list> | - |  |  |  |  |
| STR Rd, [Rn, \#OFF] | $[\mathrm{Rn}+(\#$ OFF $\ll 2$ ) $]=\mathrm{Rd}$ | word |  |  |  |  |
| STR Rd, [Rn, Rm] | $[R n+R m]=R d$ | word |  |  |  |  |
| STR Rd, [SP, \#OFF] | $[$ SP + (\#OFF $\ll 2$ ) $]=\mathrm{Rd}$ | word |  |  |  |  |
| STRB Rd, [Rn, \#OFF] | $[\mathrm{Rn}+(\#$ OFF $\ll 2)]=\mathrm{Rd}$ | byte |  |  |  |  |
| STRB Rd, [Rn, Rm] | $[\mathrm{Rn}+\mathrm{Rm}]=\mathrm{Rd}$ | byte |  |  |  |  |
| STRH Rd, [Rn, \#OFF] | $[\mathrm{Rn}+(\#$ OFF << 2) $]=\mathrm{Rd}$ | halfw ord |  |  |  |  |
| STRH Rd, [Rn, Rm] | $[\mathrm{Rn}+\mathrm{Rm}]=\mathrm{Rd}$ | halfw ord |  |  |  |  |
| SUB Rd, \# | Rd $=$ Rd-\# | - | x | x | x | $\times$ |
| SUB Rd, Rn, \# | $\mathrm{Rd}=\mathrm{Rn}-\#$ | - | $\times$ | $\times$ | $\times$ | x |
| SUB Rd, Rn, Rm | $\mathrm{Rd}=\mathrm{Rn}-\mathrm{Rm}$ | - | $\times \times$ | $\times$ | $\times$ | $\times$ |
| SUB SP, \#OFF | SP = SP - (\#OFF <<2) | - |  |  |  |  |
| SWI \# | Run "bios" function | - |  |  |  |  |
| TST Rm, Rn | <flags> = Rn \& Rm | - | x |  | $\times$ |  |
| Unused Opcode | none | Free for softw are use. Minimal risk of future CPU revisions turning this into an opcode. |  |  |  |  |


| Meaning | Mnemonic | Opcode |  |  | Status Flags |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Equal | EQ | 0 | 0 | 0 | 0 | $\mathrm{z}=1$ |
| Not Equal | NE | 0 | 0 | 0 | 1 | $\mathrm{z}=0$ |
| Carry Set | CS | 0 | 0 | 1 | 0 | $\mathrm{c}=1$ |
| Carry Clear | CC | 0 | 0 | 1 | 1 | $\mathrm{c}=0$ |
| Unsigned Higher or Same | HS | 0 | 0 | 1 | 0 | $\mathrm{c}=1$ |
| Unsigned Lower | LO | 0 | 0 | 1 | 1 | $\mathrm{c}=0$ |
| Minus/Negative | MI | 0 | 1 | 0 | 0 | $\mathrm{n}=1$ |
| Plus/Positive or Zero | PL | 0 | 1 | 0 | 1 | $\mathrm{n}=0$ |
| Overflow | VS | 0 | 1 | 1 | 0 | $\mathrm{v}=1$ |
| No Overflow | VC | 0 | 1 | 1 | 1 | $\mathrm{v}=0$ |
| Unsigned Higher | HI | 1 | 0 | 0 | 0 | $\mathrm{c}=1 ; \mathrm{z}=0$ |
| Unsigned Lower or Same | LS | 1 | 0 | 0 | 1 | $\mathrm{c}=0 ; \mathrm{z}=1$ |
| Signed Greater Than or Equal | GE | 1 | 0 | 1 | 0 | $\mathrm{n}=\mathrm{v}$ |
| Signed Less Than | LT | 1 | 0 | 1 | 1 | $\mathrm{n}!=\mathrm{v}$ |
| Signed Greater Than | GT | 1 | 1 | 0 | 0 | $\mathrm{z}=0 ; \mathrm{n}=\mathrm{v}$ |
| Signed Less Than or Equal | LE | 1 | 1 | 0 | 1 | $\mathrm{z}=1 ; \mathrm{n}!=\mathrm{v}$ |
| Always | AL | 1 | 1 | 1 | 0 | - |
| Never | NE | 1 | 1 | 1 | 1 | - |


| Opcode |  |  | ${ }^{12}$ |  | 11 | $\begin{array}{\|c\|c\|} \hline 10 & 9 \\ \hline 0 & 0 \\ \hline \end{array}$ |  |  | ${ }^{6}$ | $\begin{array}{\|l\|l\|l\|} \hline 5 & 4 & \\ \hline \mathrm{Rm} \end{array}$ | $\begin{array}{\|c\|c\|c} \hline 2\|1\| \\ \hline R \mathrm{Rd} \end{array}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC Rd, Rm | 0 | 10 |  |  |  |  |  |  |  |  |  |  |  |
| ADD Rd, \# | 0 | 01 | 1 | 10 | 0 | Rd |  | \# |  |  |  |  |  |
| ADD Rd, PC, \#OFF | 1 | 01 | 10 | 00 |  | ${ }^{\text {Rd }}$ |  | PC Relative Offset |  |  |  |  |  |
| ADD Rd, Rm | 0 | 10 | 0 | 00 | 01 | 10 | 0 | H1 ${ }^{\text {H2}}$ |  | Rm |  | Rd |  |
| ADD Rd, Rn, \# | 0 | 00 | 0 | 11 | 1 | 10 | \# | \# |  | Rn |  | Rd |  |
| ADD Rd, Rn, Rm | 0 | 00 | 0 | 11 | 10 | 00 | Rm | 2m |  | Rn |  | Rd |  |
| ADD Rd, SP, \#OFF | 1 | 0 | 1 | 01 | 1 | Rd |  | Relative off |  |  |  |  |  |
| AND Rd, Rm | 0 | 10 | 0 | 00 | 0 | 00 | 10 | $0{ }^{0}$ |  | Rm |  | Rd |  |
| ASR Rd, Rm, \# | 0 | 0 | 0 | 10 | \# |  |  |  |  | Rm | Rd |  |  |
| ASR Rd, Rs | 0 | 10 | 0 | 00 |  | 0 | $1{ }^{1} 0$ |  |  | Rs |  | Rd |  |
| B <Target Addr> | 1 | 11 | 10 | 00 | \# offset |  |  |  |  |  |  |  |  |
| B <coond>\} <Target Addr> | 1 | 10 | 0 | 1 | cond |  |  |  | \# Offset |  |  |  |  |
| BIC Rm, Rd | 0 | 10 | 0 | 00 | 0 | 011 | $1{ }^{1} 1$ | $1{ }^{1} 0$ |  | Rn |  | m |  |
| вкрт \# | 1 | 01 |  | 11 | 11 |  | 0 | \# |  |  |  |  |  |
| BL <Target Addr> | 1 | 11 | 11 | 11 | \# Offset (lower half) |  |  |  |  |  |  |  |  |
| BL $\{\mathrm{X}\}$ <Target Addr> (+) | 1 | 11 | 11 | 10 | \# Offs et (upper half) |  |  |  |  |  |  |  |  |
| BLX <Target Addr> | 1 | 11 | 1 | 01 | \# Offset (lower half) |  |  |  |  |  |  |  |  |
| blx Rm | 0 | 10 | 0 | 00 | 0 | 11 | ${ }^{1} 1$ | $1{ }^{1} \mathrm{H} /$ |  | Rm |  |  |  |
| BX Rm | 0 | 10 | 0 | 0 | 01 | 1 | 0 | ${ }_{0} \mathrm{H} 2$ |  | Rm |  |  |  |
| CMN Rm, Rn | 0 | 10 | 0 | 00 | 00 | 01 | 01 | 11 |  | Rn |  | Rm |  |
| CMP Rm, Rn | 0 | 10 | 0 | 00 | 00 | 0 | ${ }^{0} 1$ | 10 |  | Rn |  | Rm |  |
| CMP Rm, Rn | 0 | 10 | 0 | 00 | 0 | 10 | H1 | ${ }_{-1} \mathrm{H} 2$ |  | Rn |  | ${ }^{\mathrm{Rm}}$ |  |
| CMP Rn, \# | 0 | 01 | 1 | 01 | 1 | Rn |  | \# |  |  |  |  |  |
| EOR Rd, Rm | 0 | 10 | 0 | 00 |  | 00 | 10 | ${ }^{0} 1$ |  | Rm |  | Rd |  |
| LDMIA Rn!, \{<reg list>\} | 1 | 10 | 0 | 01 |  | Rn |  | Register List |  |  |  |  |  |
| LDR Rd, [PC, \#] | 0 | 10 | 0 | 01 |  | Rd |  | PC Relative Offset |  |  |  |  |  |
| LDR Rd, [Rn, \#OFF] | 0 | 11 | 1 | 01 | \# Offset |  |  |  |  | Rn |  | Rd |  |
| LDR Rd, [Rn, Rm] | 0 | 10 | 0 | 11 | 10 | 00 | Rm |  |  | Rn |  | Rd |  |
| LDR Rd, [SP, \#OFF] | 1 | 00 | 0 | 11 |  | Rd |  | SPReative offset |  |  |  |  |  |
| LDRB Rd, [Rn, \#OFF] | 0 | 11 | 1 | 11 | \# Offset |  |  |  |  | $\mathrm{R}^{2}$ |  | Rd |  |
| LDRB Rd, [Rn, Rm] | 0 | 10 | 0 | 11 | 1 | 10 | Rm |  |  | Rn |  | Rd |  |
| LDRH Rd, [Rn, \#OFF] | 1 | 00 | 0 | 01 | \# offset |  |  |  |  | Rn |  | Rd |  |
| LDRH Rd, [Rn, Rm] | 0 | 10 | 0 | 11 | 0 | 0 | Rm |  |  | Rn |  | Rd |  |
| LDRSB Rd, [Rn, Rm] | 0 | 10 | 0 | 10 | 0 | 11 | Rm |  |  | Rn |  | Rd |  |
| LDRSH Rd, [Rn, Rm] | 0 | 10 | 0 | 11 | 11 | 11 | Rm |  |  | Rn |  | Rd |  |
| LSL Rd, Rm, \# | 0 | 00 | 0 | 00 | \# |  |  |  |  | Rm |  | Rd |  |
| LSL Rd, Rs | 0 | 10 | 0 | 00 |  | $0^{0} 0^{\circ} 0^{1} 1{ }^{\circ}$ |  |  |  | Rs |  | Rd |  |
| LSR Rd, Rm, \# | 0 | 00 | 0 | 01 | \# |  |  |  |  | Rm |  | Rd |  |
| LSR Rd, Rs | 0 | 0 | 0 | 0 | 00 | 00 | 101 | $1{ }^{1}$ |  | Rs |  | Rd |  |
| mov Rd, \# | 0 | 01 | 1. | 0 | Rd |  |  | \# |  |  |  |  |  |
| mov Rd, Rm | 0 | 10 | 0 | 00 | 01 | 11 |  | H1 $\mathrm{H}^{2}$ | Rm |  |  | Rd |  |
| MUL Rd, Rm | 0 | 10 | 0. | 00 | 00 | 01 | 0 | ${ }^{\circ} 1$ |  |  |  | $\stackrel{\mathrm{Rd}}{\mathrm{Rd}}$ |  |
| MVN Rd , Rm | 0 | 10 | 0 | 00 | 00 | 1 | 1 |  | Rm |  |  |  |  |
| NEG Rd, Rm | 0 | 10 | 0 | 00 | 00 | 0 | ${ }^{0}{ }^{\circ} 1$ |  |  |  |  | Rd <br> Rd |  |
| ORR Rd, Rm | 0 | 10 | 0 | 00 | 0 | 0 | 10 |  |  |  |  |  |  |
| POP $\{<$ reg list>, <PC>\} | 1 | 01 | 1 | 11 | 11 | 0 PC |  |  | Register List |  |  |  |  |
| PUSH \{<reg list>, <LR>\} | 1 | 0 | 1 | 10 | 01 | ${ }^{0}$ LR |  |  | (1) Register List |  |  |  |  |
| ROR Rd, Rs | 0 | 10 | 0 | 00 | 00 |  |  |  |  | Rs | ${ }^{\text {Rd }}$ |  |  |
| SBC Rd, Rm | 0 | 10 | 0 | 00 |  | 0 |  | $1{ }^{1}$ |  | Rm |  |  |  |  |  |
| Stmia Rn!, \{<reg list>\} | 1 | 10 |  | 0 | Rn |  |  | Register List |  |  |  |  |  |
| STR Rd, [Rn, \#ofr] | 0 | 11 | 1. | 00 | \# Offset |  |  |  | Rn |  |  | $\begin{aligned} & \hline \mathrm{Rd} \\ & \hline \mathrm{Rd} \end{aligned}$ |  |
| STR Rd, [Rn, Rm] | 0 | 10 | 0 | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STR Rd, [SP, \#OFF] | 1 | 00 | 0 | 10 | Rd ${ }^{\text {d }}$ SPRelative Off |  |  |  |  |  |  |  |  |
| Strb Rd, [Rn, \#OFF] | 0 | 11 | 1 | 10 | \# Offset |  |  |  |  | $\mathrm{R}^{\text {n }}$ |  | Rd |  |
| StRb Rd, [Rn, Rm] | 0 | 10 | 0 | 10 |  |  |  |  |  | Rn |  | Rd |  |
| Stri Rd, [Rn, \#OFF] | 1 | 0 | 0 | 00 | \# Offset |  |  |  | Rn |  |  | $\frac{\mathrm{Rd}}{\mathrm{Rd}}$ |  |
| STRH Rd, [Rn, Rm] | 0 | 10 | 0 | 10 | ${ }^{0}{ }^{-1} 1$ |  |  | Rm |  | Rn |  |  |  |
| sub Rd, \# | 0 | 0 | 1 | 11 |  |  |  | - \# |  |  |  |  |  |
| SUB Rd, Rn, \# | 0 | - | 0 | 11 | $1{ }^{1} 1{ }^{\prime \prime}$ |  |  |  |  | Rn |  |  |  |
| SUB Rd, Rn, Rm | 0 | - | 0 | 11 | 10 | 0 |  |  |  |  |  |  |  |  |  |  |
| SUB SP, SP, \#OFF | 1 | 01 | 1 | 10 | 0 | 0 | 01 |  | $\frac{\text { sp Relative Offset }}{\#}$ |  |  |  |  |
| SWI \# | 1 | 10 | 0 | 11 | 11 | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TST Rm, Rn | 0 | - | 0 | 0 | 00 | 0 | - | 0 |  | $\mathrm{Rn}^{\text {n }}$ |  | Rm |  |
| Unpredictable | 0 | 0 | 0 | 0 | 1 | 1 | $0 \cdot$ | - | $\times$ | \| $\times 1 \times$ | $\times$ |  |  |
| Unpredictable | 0 | 1 | 0 | 0 | 1 | 1 | - | - | ${ }^{x}$ | $\times \times$ | $\times$ |  | $\times$ |
| Unpredictable | 0 | 10 | 0 | - | 1 | 1 | 00 | 00 | ¢ $\times$ | $\times \mathrm{x}$ | $\times$ |  | $\times$ |
| Unpredictable | 0 | 10 | 0 | 00 | 01 | 1 | $1 \times$ | $\times \times$ | $\times \times$ | $\times \mathrm{x}$ |  |  | $\times$ |
| Unpredictable | 1 | 01 | 1 | 10 | 00 | 0 | $1 \times$ | $\times \times$ | $\times$ | $\times \times$ | $\times$ |  | $\times$ |
| Unpredictable |  | 01 |  | 10 | $0 \times$ | $\times 1$ | $\times{ }^{\times} \times$ | $\times \times$ | $\times \times$ | $\times \mathrm{x}$ | $\times$ |  |  |
| Unpredictable | 1 | 0 | 1 | 11 | 10 | 0 | x $\times$ | $\times \times$ | $\times \times$ | - $\times$ | $\times$ |  | $\times$ |
| Unpredictable | 1 | 0 |  | 11 | 1 | 11 | $1 \times$ | $\times \times$ | $\times \times$ | $\times \mathrm{x}$ | $\times$ |  |  |
| Unused opcode | 1 | 1 | 0 | 11 | 11 | 11 | $0 \times$ | $\times$ | + | ¢ $\times 1$ |  |  |  |

