

| Meaning | Mnemonic | Opcode | Status Flags |
| :---: | :---: | :---: | :---: |
| Equal | EQ | 00000 | $\mathrm{Z}=1$ |
| Not Equal | NE | $\begin{array}{lllll}0 & 0 & 0 & 1\end{array}$ | $\mathrm{Z}=0$ |
| Carry Set | CS | $\begin{array}{lllll}0 & 0 & 1 & 0\end{array}$ | C $=1$ |
| Carry Clear | CC | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | $\mathrm{C}=0$ |
| Unsigned Higher or Same | HS | $\begin{array}{lllll}0 & 0 & 1 & 0\end{array}$ | $\mathrm{C}=1$ |
| Unsigned Lower | LO | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ | $\mathrm{C}=0$ |
| Minus/Negative | MI | $\begin{array}{lllll}0 & 1 & 0 & 0\end{array}$ | $\mathrm{N}=1$ |
| Plus/Positive or Zero | PL | $\begin{array}{lllll}0 & 1 & 0 & 1\end{array}$ | $\mathrm{N}=0$ |
| Overflow | VS | $\begin{array}{lllll}0 & 1 & 1 & 0\end{array}$ | $V=1$ |
| No Overflow | VC | $\begin{array}{lllll}0 & 1 & 1 & 1\end{array}$ | $\mathrm{V}=0$ |
| Unsigned Higher | HI | $1 \begin{array}{llll}1 & 0 & 0 & 0\end{array}$ | $\mathrm{C}=1, \mathrm{Z}=0$ |
| Unsigned Lower or Same | LS | $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | $\mathrm{C}=0, \mathrm{Z}=1$ |
| Signed Greater than or Equal | GE | $\begin{array}{lllll}1 & 0 & 1 & 0\end{array}$ | $\mathrm{N}=\mathrm{V}$ |
| Signed Less than | LT | $\begin{array}{llll}1 & 0 & 1 & 1 \\ 1 & 1 & 0 & \\ \end{array}$ | $\mathrm{N}!=\mathrm{V}$ |
| Signed Greater than | GT | $\begin{array}{lllll}1 & 1 & 0 & 0 \\ 1 & 1 & 0\end{array}$ | $\mathrm{Z}=0, \mathrm{~N}=\mathrm{V}$ |
| Signed Less than or Equal | LE | $\begin{array}{lllll}1 & 1 & 0 & 1\end{array}$ | $\mathrm{Z}=1, \mathrm{~N}!=\mathrm{V}$ |
| Always | AL | $\begin{array}{lllll}1 & 1 & 1 & 0 \\ 1 & 1 & 1 & \end{array}$ | - |
| Never | NE | $\left[\begin{array}{llll}1 & 1 & 1 & 1\end{array}\right.$ | - |

## FE Ejected ARM Reference



```
Data Processing opcode Load/Store opcode
```

Branching opcode
Multiplication opcode
other Opcodes
CoProcessor opcodes

| Opcode | Operation |
| :---: | :---: |
| ADC<cond><S> Rd, Rn, <sh_op> ADD<cond><S> Rd, Rn, <sh_op> AND<cond><S> Rd, Rn, <sh op> | $\begin{aligned} & R d=R n+\left\langle s_{\text {_op }}>+C\right. \\ & R d=R n+\langle\text { s_op }> \\ & R d=R n \&<\text { s_op }> \end{aligned}$ |
| B<cond> <target_addr> | PC = PC + <offset> |
| BIC<cond><S> Rd, Rn, <sh_op> | $\mathrm{Rd}=\mathrm{Rn}$ \& ! <s_op> |
| BL<cond> <target_addr> <br> BX <cond> Rm | $\begin{aligned} & \mathrm{LR}=\mathrm{PC}+4 ; \mathrm{PC}=\mathrm{PC}+\text { <offset> } \\ & \mathrm{PC}=\mathrm{Rm} ; \text { Mode }=T H U M B \end{aligned}$ |
| CDP<cond> p<cp\#>, o1, CRd, CRn, CRm, 02 | execute coprocessor opcode |
| CMN<cond> Rn, <sh_op> CMP<cond> Rn, <sh_op> | $\begin{aligned} & \text { <flags> }=\text { Rn + <s_op> } \\ & \text { <flags> }=R n-\text { <s_op> } \end{aligned}$ |
| EOR<cond><S> Rd, Rn, <sh_op> | $\mathrm{Rd}=\mathrm{Rn}^{\wedge}$ <s_op> |
| LDC<cond> p<Cp_num>, CRd, \# | load coprocessor register with \# |
| LDM<cond><adm> Rm, \{reg list ${ }^{\wedge}$ | special, see doc |
| LDM<cond><adm> Rm<!>, \{reg list\} | for each in <reglist> = [Rn+=4] |
| LDM<cond><adm> Rm<! $>$, \{reg list ${ }^{\wedge}$ | special, see doc |
| LDR<cond> Rd, Rn, \# | $\mathrm{Rd}=[\mathrm{Rn}+\#]$ |
| LDR<cond>B Rd, Rn, \# | $\mathrm{Rd}=[\mathrm{Rn}+\#]$ |
| LDR<cond>BT Rd, Rn, | $\mathrm{Rd}=[\mathrm{Rn}+\#]$ |
| LDR<cond>H Rd, <address> | $\mathrm{Rd}=$ [address] |
| LDR<cond>SB Rd, <address> | $\mathrm{Rd}=$ [address] |
| LDR<cond>SH Rd, <address> | $\mathrm{Rd}=$ [address] |
| LDR<cond> $\mathrm{T}^{\text {Rd, }} \mathrm{Rn}$, \# | $\mathrm{Rd}=[\mathrm{Rn}+\#]$ |
| MCR<cond> p<cp\#>, $01, \mathrm{Rd}, \mathrm{CRn}, \mathrm{CRm}, \mathrm{O2}$ | move from co-cpu reg to ARM reg |
| MLA<cond><S> Rd, Rm, Rs, Rn | $\mathrm{Rd}=\mathrm{Rm}$ * Rs + Rn |
| MOV<cond><S> Rd, <sh_op> | Rd = <s_op> |
| MRC<cond> $\mathrm{p}<\mathrm{cp} \#>, \mathrm{O}, \mathrm{Rd}, \mathrm{CRn}, \mathrm{CRm}, \mathrm{O} 2$ | move from ARM reg to co-cpu reg |
| MRS<cond> Rd, CPSR | $\mathrm{Rd}=\mathrm{CPSR}$ |
| MRS<cond> Rd, SPSR | $\mathrm{Rd}=\mathrm{SPSR}$ |
| MSR<cond> CPSR_<fields>, Rm | CPSR $=$ Rm (fields pick bytes to copy) |
| MSR<cond> CPSR_f, \# | CPSR = \# (fields pick bytes to copy) |
| MSR<cond> SPSR_<fields>, Rm | SPSR $=$ Rm (fields pick bytes to copy) |
| MSR<cond> SPSR_f, \# | SPSR = \# (fields pick bytes to copy) |
| MUL<cond><S> Rd, Rm, Rs | $\mathrm{Rd}=\mathrm{Rm}$ * Rs |
| MVN<cond><S> Rd, <sh_op> | $\mathrm{Rd}=-$ <s_op> |
| ORR<cond><S> Rd, Rn, <sh_op> | Rd = Rn \| <s_op> |
| RSB<cond><S> Rd, Rn, <sh_op> | $\mathrm{Rd}=$ <s_op>-Rn |
| RSC<cond><S> Rd, Rn, <sh_op> | $\mathrm{Rd}=\langle\mathrm{s}$ _op> - $\mathrm{Rn}+\mathrm{C}$ |
| SBC<cond><S> Rd, Rn, <sh_op> | $\mathrm{Rd}=\mathrm{Rn}$ - <s_op>+C |
| SMLAL<cond><S> RdLo, RdHi, Rm, Rs | RdHi..RdLo $=$ Rm*Rs + (RdHi...RdLo) |
| SMULL<cond><S> RdLo, RdHi, Rm, Rs | RdHi...RdLo $=$ Rm*Rs |
| STC<cond> P<cp_num>, CRd, \# | Store coprocessor Reg with \# |
| STM<cond><adm> Rm, \{reg list ${ }^{\wedge}$ | special, see doc |
| STM<cond><adm> Rm<!>, \{reg list\} <br> STM<cond><adm> Rm<!>, \{reg list\}^ | [ $\mathrm{Rm}+=4$ ] $=$ for each in <reglist> special, see doc |
| STR<cond> Rd , Rn , | $[R n+\#]=R d$ |
| STR<cond>B Rd, Rn, \# | $[R \mathrm{n}+\#]=\mathrm{Rd}$ |
| STR<cond>BT Rd, Rn, \# | $[\mathrm{Rn}+\#]=\mathrm{Rd}$ |
| STR<cond>H Rd, <address> | [address] = Rd |
| STR<cond>T Rd, Rn, \# | $[\mathrm{Rn}+\#]=\mathrm{Rd}$ |
| SUB<cond><S> Rd, Rn, <sh_op> | $\mathrm{Rd}=\mathrm{Rn}-$ <s_op> |
| SWI <swi_number> | call software interrupt |
| SWP<cond> Rd, Rm, [Rn] | $\mathrm{Rd}=[\mathrm{Rn}] ;[\mathrm{Rn}]=\mathrm{Rm}$ |
| SWP $<$ cond $>\mathrm{B}$ Rd, Rm , [Rn] | $\mathrm{Rd}=[\mathrm{Rn}] ;[\mathrm{Rn}]=\mathrm{Rm}$ |
| TEQ<cond> Rn, <sh_op> TST<cond> Rn, <sh op> | $\begin{aligned} & \text { <flags> }=R n^{\wedge} \text { <s_op> } \\ & \text { <flags> }=R n \&<s \text { _op> } \end{aligned}$ |
| UMLAL<cond><S> RdLO, RdHi, Rm, Rs UMULL<cond><S> RdLO, RdHi, Rm, Rs | $\text { RdHi..RdLo }=\text { Rm*Rs+(RdHi..RdLo) }$ RdHi..RdLo = Rm*Rs |

```
Data Processing Opcode
Load/Store Opcode
Branching Opcode
Multiplicatio
CoProcessor Opcodes
```

| Flag | Description |
| :---: | :---: |
| Z | Zero Flag |
| C | Carry Flag |
| N | Negative Flag |
| V | Overflow Flag |


| Mnemonic |
| :---: |
| ADC |
| ADD |
| AND |
| B |
| BIC |
| BL |
| BX |
| CDP |
| CMN |
| CMP |
| EOR |
| LDC |
| LDM |
| LDR |
| LDRB |
| LDRBT |
| LDRH |
| LDRS |
| LDRSH |
| LDRT |
| MCR |
| MLA |
| MOV |
| MRC |
| MRS |



| Mnemonic | Description |
| :--- | :--- |
| MSR | Move to Status Register |
| MUL | Multiply |
| MVN | Move Negative |
| ORR | Logical OR |
| RSB | Reverse Subtract |
| RSC | Reverse Subtract with Carry |
| SBC | Subtract with Carry |
| SMLAL | Signed Long Multiply Accumulate |
| SMULL | Signed Long Multiply |
| STC | Store Coprocessor |
| STM | Store Multipe |
| STR | Store Register |
| STRB | Store Register Byte |
| STRBT | Store Register Byte Translate |
| STRH | Store Register Half Word |
| STRT | Store Register Translate |
| SUB | Subtract |
| SWI | Software Interrupt |
| SWP | Swap |
| SWPB | Swap Byte |
| TEQ | Test Equivalence |
| TST | Test |
| UMLAL | Unsigned Long Multiply Accumulate |
| UMULL | Unsigned Long Multiply |
|  |  |



