

Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC Rd, Rm	0	1	0	0	0	0	0	1	0	1		Rm				Rd
ADD Rd, #	0	0	1	1	0											#
ADD Rd, {PC, #}	1	0	1	0	0											#
ADD Rd, {SP, #}	1	0	1	0	1											#
ADD Rd, Rm	0	1	0	0	0	1	0	0	H1	H2		Rm				Rd
ADD Rd, Rn, #	0	0	0	1	1	1	0					Rn				Rd
ADD Rd, Rn, Rm	0	0	0	1	1	0	0					Rm				Rd
AND Rd, Rm	0	1	0	0	0	0	0	0	0	0	0					Rm
ASR Rd, Rm, #	0	0	0	1	0											Rm
ASR Rd, Rs	0	1	0	0	0	0	0	1	0	0						Rs
B <Target Addr>	1	1	1	0	0											offset
B{<cond>} offset	1	1	0	1												cond offset
BIC Rd, Rm	0	1	0	0	0	0	1	1	1	0						Rm
B!<Target Addr>	1	1	1	1												offset
BL <Target Addr> (+)	1	1	1	1	0											offset
BX Rm	0	1	0	0	0	1	1	1	0	H2		Rm				SBZ
CMN Rn, Rm	0	1	0	0	0	0	1	0	1	1						Rn
CMP Rn, #	0	0	1	0	0											#
CMP Rn, Rm	0	1	0	0	0	0	1	0	1	0						Rm
CMP Rn, Rn	0	1	0	0	0	1	0	1	H1	H2						Rn
EOR Rd, Rm	0	1	0	0	0	0	0	0	1							Rm
LDmia Rn!, <reg list>	1	1	0	0	1											Rn
LDR Rd, {PC, #}	0	1	0	0	1											Rd
LDR Rd, {PC, #}	1	0	0	1	0											Rd
LDR Rd, {Rn, #}	0	1	1	0	1											Rn
LDR Rd, {Rn, Rm}	0	1	0	1	1	0	0									Rm
LDRB Rd, {Rn, #}	0	1	1	1	1											Rn
LDRB Rd, {Rn, Rm}	0	1	0	1	1	1	0									Rm
LDRH Rd, {Rn, #}	1	0	0	0	1											Rd
LDRSH Rd, {Rn, Rm}	0	1	0	1	1	0	1									Rm
LSL Rd, Rm, #	0	0	0	0	0											Rm
LSL Rd, Rs	0	1	0	0	0	0	0	1	0							Rs
LSR Rd, Rm, #	0	0	0	0	1											Rm
LSR Rd, Rs	0	1	0	0	0	0	1	1								Rs
MOV Rd, #	0	0	1	0	1											#
MOV Rd, Rm	0	1	0	0	0	1	1	0	H1	H2						Rm
MUL Rd, Rm	0	1	0	0	0	0	1	1	0	1						Rm
MVN Rd, Rm	0	1	0	0	0	0	1	1	1	1						Rm
NEG Rd, Rm	0	1	0	0	0	0	1	0	0	1						Rm
ORR Rd, Rm	0	1	0	0	0	0	1	1	0	0						Rm
POP {<reg list>, <PC>}	1	0	1	1	1	1										Z PC Register List
PUSH {<reg list>, <LR>}	1	0	1	1	0	1										Z LR Register List
ROR Rd, Rs	0	1	0	0	0	0	1	1	1							Rs
SBC Rd, Rm	0	1	0	0	0	0	0	1	1	0						Rm
STmia Rn!, <reg list>	1	1	0	0	0											Rn
STR Rd, {PC, #}	1	0	0	1	0											Rd
STR Rd, {Rn, #}	0	1	1	0	1											Rn
STR Rd, {Rn, Rm}	0	1	0	1	0	0										Rm
STRB Rd, {Rn, #}	0	1	1	1	0											Rn
STRB Rd, {Rn, Rm}	0	1	0	1	0	1										Rm
STRH Rd, {Rn, #}	1	0	0	0	1											Rd
STRSH Rd, {Rn, Rm}	0	1	0	1	0	1										Rm
SUB Rd, #	0	0	1	1	1											#
SUB Rd, Rn, #	0	0	0	1	1	1										Rn
SUB Rd, Rn, Rm	0	0	0	1	0	1										Rm
SUB SP, SP, #	1	0	1	1	Z	0										SBZ #
SWI #	1	1	0	1	1	1	1									#
TST Rn, Rm	0	1	0	0	0	1	0	0								Rn
Unpredictable	0	1	0	0	0	1	0	0								x x x x x x
Unpredictable	0	1	0	0	1	0	1	0								x x x x x x
Unpredictable	0	1	0	0	1	1	0	0								x x x x x x
Undefined Instruction	0	1	0	0	0	1	1	1								x x x x x x
Undefined Instruction	1	1	1	0	1											x x x x x x

Mnemonic	Description	Variants	Work	Notes	Z	C	N	V
ADC	Add with Carry	ADC Rd, Rm	Rd = Rd + Rm + C	-	-	-	-	-
ADD	Add	ADD Rd, #	Rd = Rd + #	-	-	-	-	-
		ADD Rd, {PC, #}	Rd = (PC + 0xFFFFFFFF) + #	-	-	-	-	-
		ADD Rd, {SP, #}	Rd = SP + #	-	-	-	-	-
		ADD Rd, Rm	Rd = Rd + Rm	Rd or Rm must be High Registers	-	-	-	-
		ADD Rd, Rn, #	Rd = Rn + #	-	-	-	-	-
AND	Logical And	AND Rd, Rm	Rd = Rd & Rm	-	-	-	-	-
		AND Rd, Rn, Rm	Rd = Rn + Rm	-	-	-	-	-
ASR	Arithmetic Shift Right	ASR Rd, Rm, #	Rd = Rd >> #	Signed	-	-	-	-
		ASR Rd, Rs	Rd = Rd >> Rs	Signed	-	-	-	-
B	Branch	B <Target Addr>	PC = PC + (Offset << 1)	-	-	-	-	-
		B{<cond>} <Target Addr>	if <cond> then PC = PC + (Offset << 1)	-	-	-	-	-
BIC	Bit Clear	BIC Rd, Rm	Rd = Rd & !Rm	-	-	-	-	-
BL	Branch with Link	BL <Target Addr>	LR = (PC + 2); PC = PC + (Offset << 1)	Short Version	-	-	-	-
		BL <Target Addr> (+)	LR = (PC + 4); PC = PC + ((Offset << 12) (Next HalfWord))	Long Version	-	-	-	-
BX	Branch and Exchange	BX Rm	PC = Rm[31..1] << 1; Mode = ARM	Changes Instruction set to ARM. Rm Can be High Reg	-	-	-	-
		CMN	Compare Negative	CMN Rn, Rm	<Flags> = Rn + Rm	-	-	-
CMP	Compare	CMP Rn, #	<Flags> = Rn - #	-	-	-	-	-
		CMP Rn, Rm	<Flags> = Rn - Rm	-	-	-	-	-
		CMP Rn, Rn	<Flags> = Rn - Rm	Rn or Rm must be a High Reg	-	-	-	-
EOR	Logical Exclusive Or (XOR)	EOR Rd, Rm	Rd = Rd ^ Rm	-	-	-	-	
LDM	Load Multiple	LDmia Rn!, <reg list>	for each in <reglist> = [Rn+4]	-	-	-	-	
LDR	Load Register (word)	LDR Rd, {PC, #}	Rd = [PC + (#<<2)]	-	-	-	-	-
		LDR Rd, {SP, #}	Rd = [SP + (#<<2)]	-	-	-	-	
		LDR Rd, {Rn, #}	Rd = [Rn + (#<<2)]	-	-	-	-	
		LDR Rd, {Rn, Rm}	Rd = [Rn + Rm]	-	-	-	-	
LDRB	Load Register (unsigned byte)	LDRB Rd, {Rn, #}	Rd = [Rn + #]	-	-	-	-	
		LDRB Rd, {Rn, Rm}	Rd = [Rn + Rm]	-	-	-	-	
LDRH	Load Register (unsigned halfword)	LDRH Rd, {Rn, #}	Rd = [Rn + #]	-	-	-	-	
		LDRH Rd, {Rn, Rm}	Rd = [Rn + Rm]	-	-	-	-	
LDRSB	Load Register (signed byte)	LDRSB Rd, {Rn, Rm}	Rd = [Rn + Rm]	-	-	-	-	
		LDRSH	Load Register (signed halfword)	LDRSH Rd, {Rn, Rm}	Rd = [Rn + Rm]	-	-	-
LSL	Logical Shift Left	LSL Rd, Rm, #	Rd = Rm << #	-	-	-	-	
		LSL Rd, Rs	Rd = Rd << Rs	-	-	-	-	
LSR	Logical Shift Right	LSR Rd, Rm, #	Rd = Rm >> #	-	-	-	-	
		LSR Rd, Rs	Rd = Rd >> Rs	-	-	-	-	

Meaning	Mnemonic	Opcode	Status Flags
Equal	EQ	0 0 0 0	Z = 1
Not Equal	NE	0 0 0 1	Z = 0
Carry Set	CS	0 0 1 0	C = 1
Carry Clear	CC	0 0 1 1	C = 0
Unsigned Higher or Same	HS	0 0 1 0	C = 1
Unsigned Lower	LO	0 0 1 1	C = 0
Minus/Negative	MI	0 1 0 0	N = 1
Plus/Positive or Zero	PL	0 1 0 1	N = 0
Overflow	VS	0 1 1 0	V = 1
No Overflow	VC	0 1 1 1	V = 0
Unsigned Higher	HI	1 0 0 0	C = 1, Z = 0
Unsigned Lower or Same	LS	1 0 0 1	C = 0, Z = 1
Signed Greater than or Equal	GE	1 0 1 0	N = V
Signed Less than	LT	1 0 1 1	N != V
Signed Greater than	GT	1 1 0 0	Z = 0, N = V
Signed Less than or Equal	LE	1 1 0 1	Z = 1, N != V
Always	AL	1 1 1 0	-
Never	NE	1 1 1 1	-

rE Ejected

ARM Thumb Reference

Flag	Description
Z	Zero Flag
C	Carry Flag
N	Negative Flag
V	Overflow Flag

Symbol	Meaning
Rd	Destination Register
Rn	Register
Rm	Register
Rs	Register (shift amount)
#	Immediate Value (a number)
C	Carry Bit
PC	Program Counter
SP	Stack Pointer
LR	Link Register
<flags>	Result affects only flags

Symbol	Meaning
=	equals
+	plus/add
-	minus/subtract/negate
*	multiply/multiplication
<<	left shift (similar to multiply)
>>	right shift (similar to divide)
&	Boolean Operator AND
	Boolean Operator OR
^	Boolean Operator XOR
!	Not Operator/Update Register

Mnemonic	Description	Variants	Work	Notes	Z	C	N	V
MOV	Move	MOV Rd, # MOV Rd, Rm	Rd = # Rd = Rm	-	-	-	-	-
MUL	Multiply	MUL Rd, Rm	Rd = Rd * Rm	-	-	-	-	-
MVN	Move Negative							